

WHAT IS CLAIMED IS:

1. A programmable logic device, comprising:
a routing structure configured to provide logical inputs;
5 a plurality of logic blocks, each logic block including a programmable
AND array operable to provide a plurality of product terms from a plurality of the
logical inputs provided by the routing structure, the plurality of product terms
being arranged the same for each logic block; wherein a first one of the logic
blocks forms a receiver logic block and a second one of the logic blocks forms a
10 feeder logic block, the receiver logic block having an AND gate for each product
term, each AND gate being operable to receive its product term and the
corresponding product term in the feeder logic block, each corresponding product
term being cascaded from the feeder logic block over a dedicated lead.
- 15 2. The programmable logic device of claim 1, wherein each AND gate is
operable to receive its product term and the corresponding product term in the
feeder logic block through the operation of programmable fuses.
3. The programmable logic device of claim 1, wherein each logic block
20 further comprises a plurality of macrocells, each macrocell coupling to a cluster
OR gate operable to sum a cluster of the cascaded product terms from the AND
gates such that each macrocell may register the sum of cascaded product terms
from its cluster OR gate.

4. The programmable logic device of claim 1, wherein the receiver logic block further comprises a plurality of macrocells, each macrocell coupling to an N-input cluster OR gate operable to sum a plurality of N of the cascaded product terms from the AND gates such that each macrocell may register the sum of
- 5 cascaded product terms from its N-input cluster OR gate, the macrocells being arranged from a first macrocell to a last macrocell such that the first macrocell's N-input cluster OR gate may sum the first through the Nth cascaded product term, and so on.

- 10 5. The programmable logic device of claim 1, wherein the receiver logic block further comprises:
- a plurality of multiplexers corresponding on a one-to-one basis with the plurality of AND gates, wherein each multiplexer is operable to select between its AND gate's product term input and the cascaded product term output to provide a
- 15 selected signal, and wherein each logic block includes a plurality of macrocells, each macrocell coupling to a cluster OR gate operable to sum a cluster of the selected signals such that each macrocell may register a sum of cascaded product terms or a sum of product terms, whereby the inter-logic-block width cascading provided by the plurality of AND gates may be bypassed.

20

6. The programmable logic device of claim 5, wherein each AND gate is operable to receive its product term and the corresponding product term in the feeder logic block through the operation of programmable fuses.
- 25 7. The programmable logic device of claim 6, wherein, for each AND gate,

the programmable fuses are arranged in a group and can be activated only as a group.

8. A programmable logic device, comprising:
- 5 a routing structure configured to provide logical inputs;
- a plurality of logic blocks arranged from a first logic block to a last logic block, wherein each logic block includes a programmable AND array operable to provide a plurality of product terms from a plurality of the logical inputs provided by the routing structure, the plurality of product terms being arranged the same for
- 10 each logic block, the first logic block being configured to cascade its products terms to the second logic block, the second logic block being configured to form the product of its product terms with the cascaded product terms from the first logic block and cascade the products to the third logic block, and so on such that the last logic block is configured to form the product of its product terms with the
- 15 cascaded products from the next-to-the last logic block, and wherein the cascaded product terms and products propagate on dedicated paths separate from the routing structure.

9. The programmable logic device of claim 8, wherein each logic block is
- 20 configured to form products of its product terms using logic circuitry.

10. The programmable logic device of claim 9, wherein the logic circuitry comprises an AND gate for each product term.

11. The programmable logic device of claim 8, wherein the last logic block is a fourth logic block.

12. A programmable logic device, comprising:

5 a plurality of logic blocks each operable to provide a plurality of product terms selected from a plurality of logical inputs provided by a routing structure, wherein the plurality of product terms is arranged the same for each logic block and wherein the size of the plurality of logical inputs is the same for each logic block; and

10 means for cascading product terms, wherein the means is configured to form the product of the product terms from a first one of the logic blocks with the corresponding product terms selected from one or more of the remaining logic blocks, and wherein for each logic block selected, the maximum-achievable input width for the product is increased by the plurality of logical inputs.

15

13. The programmable logic device of claim 12, wherein the plurality of logical inputs is 68 inputs.

14. The programmable logic device of claim 12, wherein the plurality of logic
20 blocks comprises four logic blocks.